CLAIMS

What is claimed is:

Z.		> 1.	An apparatus comprising:	
2)(₹/		first and second bus interface circuits to interface to first and	
3	\cup /	second	buses, respectively, the first bus being accessible to a first	
4	,	proces		
5			a processor interface circuit to interface to a second processor; and	
6			an arbitration logic creuit coupled to the first and second bus	
7		interfa	ce circuits and the processor interface circuit to arbitrate access	
8		reques	ts from the first and second processors.	
1		2.	The apparatus of claim 1 wherein the second processor is coupled	
2	to the	first and	l second buses.	
1		3.	The apparatus of claim 2 wherein the processor interface circuit	
2	compr	ises:		
	•			
3			a command decoder to decode an access command from the second	
4		process	sor requesting access to one of the first and second buses.	
1		4.	The apparatus of claim 1 wherein the arbitration logic circuit	
2	disables the first bus interface circuit when the second processor requests access to			
3	the sec	ond bus	s.	
1		5.	The apparatus of claim 1 wherein the arbitration logic circuit	
2	enable	s the firs	st and second bus interface circuits when access request to the	
3			m the first processor is granted.	
			- \-\	

080398.P348

1	6.	The apparatus of claim 1 wherein the arbitration logic circuit					
2	resolves access requests from the first and second processors such that the first						
3	processor accesses the first bus while the second processor accesses the second						
4	bus.						
1	7.	The apparatus of claim 1 wherein the first processor is one of a					
2	microproces	sor, a micro-controller, and a digital signal processor.					
-	moroproces	digital signal processor.					
1	8.	The apparatus of claim 1 wherein the second processor is a direct					
2	memory acco	ess (DMA) controller.					
1	9.	The apparatus of claim 1 wherein the first and second buses are o					
2	same type.						
	• •						
1	10.	The apparatus of claim 1 wherein the first and second buses are of					
2	different type						
_	different type						
7	11						
1	11.	A method comprising					
2		interfacing to first and second buses by first and second interface					
3	circu	its, respectively, the first bus being accessible to a first processor;					
4		interfacing to a second processor; and					
5		arbitrating access requests from the first and second processors.					
		arounding access requests from the first and second processors.					
1	12						
1	12.	The method of claim 11 wherein the second processor is coupled t					
2	the first and	second buses.					
	•						
	080398.P348	-10					

1	13.	The method of claim	12 wherein interfacing to the second
2	processor cor	nprises:	
3		decoding an access of	command from the second processor requesting
4	acces	s to one of the first and	l second buses.
			1
1	14.	The method of claim	11 wherein arbitrating access requests
2	comprises dis	sabling the first bus int	erface circuit when access request to the
3	second bus fr	om the second process	sor is granted.
1	15.	The method of claim	1 1 wherein arbitrating access requests
2	comprises en		cond bus interface circuits when access request
3	-	bus from the first prod	•
		•	
1	16.	The method of claim	11 wherein arbitrating access requests
2	comprises res		ests from the first and second processors such
3	_		first bus while the second processor accesses
4	the second bu		
1	17.	The method of claim	11 wherein the first processor is one of a
2	microprocess		and a digital signal processor.
	•		
1	18.	The method of claim	11 wherein the second processor is a direct
2	memory acce	ss (DMA) controller.	r
	,	(
1	19.	The method of claim	11 wherein the first and second buses are of
2	same type.	The memory of claims	The wholes the first and second cuses are of
_	j		
	000000 7010		
	080398.P348	'	-11-

		1
1	20.	The method of claim 11 wherein the first and second buses are of
2	different type	s.
1	21.	A system comprising:
2		first and accord hypers
2		first and second buses;
3		first and second processors, the first processor being coupled to the
4	first b	us;
5		a bus controller coupled to the first and second buses to control bus
6	access	from the first and second processors, the bus controller comprising:
7		first and second bus interface circuits to interface to the first
8		and second buses, respectively,
9		a processor interface circuit to interface to the second
10		processor, and
11		an arbitratiφn logic circuit coupled to the first and second
12		
		bus interface circuits and the processor interface circuit to arbitrate
13		access requests from the first and second processors.
4		
1	22.	The system of claim 21 wherein the second processor is coupled to
2	the first and se	econd buses.
1	23.	The system of claim 22 wherein the processor interface circuit
2	comprises:	
_		
3		a command decoder to decode an access command from the second
4	proces	sor requesting access to one of the first and second buses.

